Comparison of a RT and Behavioral Level Design Entry Regarding Power

SoC designer face two main problems nowadays. Firstly, the complexity of ASICs is expected to double every 18 months as Moore's Law did not loose its correctness yet. Higher levels of abstraction need to be introduced to handle the billions of transistors of future designs and to keep, or even better shorten, time to market. At the same point the